Serial Number: 09/883795

Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

IN THE CLAIMS

Please amend the claims as follows:

- 1-23. (Cancelled)
- 24. (Currently Amended) A method of forming a floating gate transistor comprising: forming a source region and a drain region in a substrate;

forming a gate insulator comprising silicon dioxide (SiO2) on a channel region in the substrate between the source region and the drain region; and

forming a floating gate comprising a floating gate material selected from the group consisting of gallium nitride (GaN) and gallium aluminum nitride (GaAlN) , such that the floating gate is isolated from conductors and semiconductors.

- 25. (Previously Presented) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate by depositing the floating gate material by metal organic chemical vapor deposition (MOCVD).
- 26. (Previously Presented) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate material by plasma-enhanced molecular beam epitaxy (PEMBE).
- 27-29. (Cancelled)
- 30. (Previously Presented) The method of claim 24 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

further comprising:

forming a silicon dioxide (SiO2) intergate insulator on the floating gate; and

Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

forming a control gate on the intergate insulator.

- 31. (Previously Presented) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.
- 32. (Previously Presented) A method of forming a floating gate transistor comprising: forming a gate insulator comprising silicon dioxide (SiO2) on a substrate; and forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).
- 33. (Previously Presented) The method of claim 32 wherein:

forming a gate insulator further comprises forming the gate insulator on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

further comprising:

forming a source region and a drain region in the substrate; forming a silicon dioxide (SiO2) intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

- 34. (Previously Presented) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- 35. (Previously Presented) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

Page 9 Dkt: 303.355US4

36. (Previously Presented) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

37. (Previously Presented) A method of forming a floating gate transistor comprising: forming a source region and a drain region in a substrate;

forming a gate insulator comprising silicon dioxide (SiO2) on a channel region in the substrate between the source region and the drain region; and

forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).

38. (Previously Presented) The method of claim 37 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and further comprising:

forming a silicon dioxide (SiO2) intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

- 39. (Previously Presented) The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- 40. (Previously Presented) The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

Serial Number: 09/883795 Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

Page 10 Dkt: 303.355US4

The method of claim 37 wherein forming a floating gate (Previously Presented) 41. further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

A method of forming a floating gate transistor comprising: 42. (Previously Presented) forming a source region and a drain region in a substrate;

forming a gate insulator comprising silicon dioxide (SiO2) on a channel region in the substrate between the source region and the drain region;

forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN);

forming an intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

43. (Previously Presented) The method of claim 42 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

forming an intergate insulator comprises forming a silicon dioxide (SiO2) intergate insulator on the floating gate.

- The method of claim 42 wherein forming a floating gate 44. (Previously Presented) further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- 45. (Previously Presented) The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

Serial Number: 09/883795 Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

Page 11 Dkt: 303.355US4

- The method of claim 42 wherein forming a floating gate 46. (Previously Presented) further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).
- A method of forming a floating gate transistor comprising: 47. (Previously Presented) forming a gate insulator on a substrate; and forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).
- The method of claim 47 wherein: 48. (Previously Presented) forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO2) on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride

further comprising:

(AlN), and diamond; and

forming a source region and a drain region in the substrate; forming a silicon dioxide (SiO2) intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

- The method of claim 47 wherein forming a floating gate 49. (Previously Presented) further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- The method of claim 47 wherein forming a floating gate 50. (Previously Presented) further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

- 51. (Previously Presented) The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).
- 52. (Previously Presented) A method of forming a floating gate transistor comprising: forming a source region and a drain region in a substrate;

forming a gate insulator on a channel region in the substrate between the source region and the drain region; and

forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).

53. (Previously Presented) The method of claim 52 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond;

forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO2); and

further comprising:

forming a silicon dioxide (SiO2) intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

- 54. (Previously Presented) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- 55. (Previously Presented) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

Serial Number: 09/883795 Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

Page 13 Dkt: 303.355US4

56. (Previously Presented) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

57. (Previously Presented) A method of forming a floating gate transistor comprising: forming a source region and a drain region in a substrate;

forming a gate insulator on a channel region in the substrate between the source region and the drain region;

forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN);

forming an intergate insulator on the floating gate; and forming a control gate on the intergate insulator.

58. (Previously Presented) The method of claim 57 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO2); and

forming an intergate insulator comprises forming a silicon dioxide (SiO2) intergate insulator on the floating gate.

- 59. (Previously Presented) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
- 60. (Previously Presented) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH3) source gases and a hydrogen (H2) carrier gas at atmospheric pressure.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/883795

Filing Date: June 18, 2001

Title: METHOD OF FORMING A DEVICE WITH A GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE (as amended)

Page 14 Dkt: 303.355US4

61. (Previously Presented) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).